



JULY 9-13, 2023

**MOSCONE WEST CENTER
SAN FRANCISCO, CA, USA**





Chiplet and Die-to-Die (D2D) Interface Interoperability How to Accelerate the Path to an Open Ecosystem

Letizia Giuliano

Vice President Product Marketing
Alphawave Semi



Outline


- Introduction
- Chiplet-Based Design Motivations
- Technology Enablers
- Open Ecosystem Key Enablers
- Usage Models and Building Blocks
- Decision Matrix
- Conclusion



Alphawave Semi Technology Strengths


Leading Edge Capabilities and Technologies to Deliver the Fastest Connectivity Solutions

High-Speed Connectivity IP




- 224Gbps, 112Gbps, chiplets
- #1 TSMC OIP partner 2020-2022
- 2022 Samsung Best Collaboration Award

Advanced Silicon



- First in 7nm, 6nm, 5nm, 4nm, and 3nm

Chiplet – Package Design



- Deep expertise in chiplet package design
- 2.5D and 3D package designs in production

Opto-Electronics




- PAM4, Coherent DSPs, and silicon photonics for 1.6T Ethernet
- 224Gbps photonics in silicon



Delivering Optimized Data Infrastructure Solutions - Faster

The Evolution of Data Center Silicon: A Growing Opportunity For Chiplets


N-1 Silicon Designs



Technology 16/12/7nm

- >\$250M cost of design
- >2 years design cycle
- Silicon costs increasing in advanced technologies

N+1 Silicon Designs



Technology 7/5/3nm


- Use prebuilt chiplets
- Higher bandwidth and lower power
- Cost-effective, flexible approach

- Accelerate the rollout of AI/ML at scale for more system functionality at a cost-effective price (up to 35%)
- Lower overall system power while increasing throughput (up to 30%)
- Reduce risk and time-to-market by reusing silicon-proven IPs and older technologies
- Unleash creation of new product variants for flexible portfolio management




Package Technology Enablers


Standard Package
C4 bump 110-130um pitch
High Yield
\$



Advanced Package
C4 bump 110-130um pitch
uBump 45-55um pitch
High-Moderate Yield
\$\$



Advanced Package
uBump 45-55um pitch
Moderate-Low Yield
\$\$\$



Chiplets Enabled by High-Speed Die-to-Die (Data) Links

Alphawave Semi is at the Forefront of the New Chiplet Design Paradigm

Bandwidth Density

Linear & Area

Throughput achievable over a single link: data/time

The higher the better

Power Consumption

Energy Efficiency (pJ/b)

Main operating cost / Impact of heat dissipation on reliability

Low-power modes and flexible power supplies

Latency

End-to-end: Tx+Rx

End-to-end travel time for data



Require dedicated solutions for applications where (low) latency is critical

Robustness

Reliability & BER

Work reliability of the link in every environment

Highly reliable, reconfigurable, and adaptive



D2D Interface Standardization Efforts



Parameter	Advanced Package		Standard Package		
	OpenHBI 1.0/2.0	UCle- Advanced	BOW FAST	OpenHBI-L	UCle -Standard
Data Rate [Gbps]	8/16	4/8/16/24/32	16	40	4/8/16/24/32
IO Swing [V]	0.4	0.4/0.7	0.75	0.75	0.4/0.7
(Tx+Rx) Data/Channel	40	64	32	40	32, 16,
Edge Density [Tbps/mm]	4.2	4.2 (16G)	0.9	1	0.9 (16G, x16) 1.8 (16G, x32)
Reliability (BER)	1e-25	1e-25	1e-15	1e-15	1e-15
(Tx+Rx) PHY Latency	~2ns	~2ns	~2ns	~4ns	~2ns
Power Efficiency (pJ/b)	<0.35	0.3 <16G 0.5 >16G	0.5	0.5	0.5 <16G 1.0 >16G
Bump-Out/FormFactor	Specified	Specified	Partially	Specified	Specified
Logical PHY/Interface	Specified	Specified/RDI	Roadmap	Specified	Specified/RDI
Protocol Layer	Not Specified	Streaming/ PCIe/CXL	Not Specified	Not Specified	Streaming/ PCIe/CXL
Compliance Platform	Not Specified	Roadmap	Not Specified	Not Specified	Roadmap

- D2D Interface Standardization is the most important step in introducing a Chiplet Ecosystem
- UCle offers complete specifications meeting all key performance attributes:
 - Physical
 - Protocol
 - Platform Compliance



Alphawave Semi UCle Complete Solution for an Open Ecosystem

○ UCle Physical Layer

- Electrical PHY (AFE) leveraging silicon-proven analog IP
- Includes clocking, link training, sideband signals
- Logical PHY including Multi-Module PHY logic
- Top-level floorplan for all flexible package options

○ UCle Die-to-Die Adapter


- Provides link state management
- Parameter negotiations key for chiplet interop
- Manages reliable link implementing CRC and link level retry

○ Protocol Layer

- Maps PCIe and CXL protocol natively via Flit-Aware Mode
- Also provides Streaming Protocol Bridge, enabling different type of SoC interfaces

○ Form Factor and Interoperability


- Alphawave provides a platform for electrical, physical form factor, and protocol compliance
- Complete set of test vehicles for interoperability testing





Alphawave Semi UCle PHY Solutions

AresCORE – Low Latency, High Throughput and Reliable Die-to-Die Interface

- The AresCORE D2D PHY can be configured to be compliant with:
 - UCle Standard MODULEs of 16bit and 32bit
 - UCle Advanced MODULEs of 64bit
 - Leveraging silicon-proven analog IP blocks available in advanced technology nodes (7nm, 5nm, 3nm)
- Optimized for High-Bandwidth density, Low-Power, Low-Latency multi module PHY
 - Up to 24Gbps per data pin
 - Low Latency Tx+Rx datapath
 - Low Power Energy per wire
 - Optimized BW/mm2 for both Advanced and Standard Packages
- Delivered as Fully-Integrated Solutions
 - Equipped with full Calibrations, Training, DFT, and Reliability features
 - Optimized for E/W and N/S implementations
 - Delivered as subsystem to support RDI or pre-integrated with Streaming or PCIe/CXL Controller




AresCORE UCle PHY Support for All Package Types



Advanced Package

- 2Tbps per Module @16Gbps
- 45um bump pitch
- 64Tx+ 64Rx per Module
- 1 / 2 / 4 Module Configuration Support
- Shareable PLL



Standard Package

Column 0	Column 1	Column 2	Column 3	Column 4	Column 5	Column 6	Column 7	Column 8	Column 9	Column 10	Column 11
m2rxdata5b	m2rxdata5b	m1txck5b	m2rxck5b	vccpn	vccpn	m2txck5b	m1rxck5b	m2txdata5b	vccpn	m1rxdata5b	vccpn
vss	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio
vss	m2rxdata6	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
m2rxdata4	m2rxckp	m2rxdata8	m2rxdata10	m2txdata11	m2txckn	m2txdata7	m2txdata5	vss	vss	vss	vss
vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
m2rxdata5	m2rxckn	m2rxdata11	m2txdata10	m2txckp	m2txdata4	vss	vss	vss	vss	vss	vss
m2rxdata7	m2rxdata9	vss	vss	vss	m2txdata8	m2txdata6	vss	vss	vss	vss	vss
vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
m2rxdata2	m2rxdata12	vss	vss	m2txdata13	m2txdata3	vss	vss	vss	vss	vss	vss
m2rxdata0	m2rxtrk	m2rxdata14	m2txdata15	m2txvld	m2txdata1	vss	vss	vss	vss	vss	vss
vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
m2rxdata1	m2rxvld	m2rxdata15	m2txdata14	m2txtrk	m2txdata0	vss	vss	vss	vss	vss	vss
m2rxdata3	m2rxdata13	vccio	vccio	m2txdata12	m2txdata2	vccio	vccio	vccio	vccio	vccio	vccio
vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio
vss	vss	vss	vccio	vss	vss	vss	vss	vss	vss	vss	vccio
vccio	m1txdata7	m1txdata9	vccio	vccio	m1rxdata8	m1rxdata6	vccio	vccio	vccio	vccio	vccio
m1txdata5	m1txckn	m1txdata11	m1rxdata10	m1rxckp	m1rxdata5	vss	vss	vss	vss	vss	vss
vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
m1txdata4	m1txckp	m1txdata10	m1rxdata11	m1rxckn	m1rxdata7	vss	vss	vss	vss	vss	vss
vss	m1txdata6	m1txdata8	vss	vss	m1rxdata9	m1rxdata1	vss	vss	vss	vss	vss
vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss	vss
vccio	m1txdata3	m1txdata13	vccio	m1rxdata12	m1rxdata2	vccio	vccio	vccio	vccio	vccio	vccio
m1txdata1	m1txvld	m1txdata15	m1rxdata14	m1rxtrk	m1rxdata0	vss	vss	vss	vss	vss	vss
vccio	vss	vss	vccio	vss	vss	vss	vss	vss	vss	vss	vss
m1txdata0	m1txtrk	m1txdata14	m1rxdata15	m1rxvld	m1rxdata3	vss	vss	vss	vss	vss	vss
vss	m1txdata2	m1txdata12	vss	m1rxdata13	m1rxdata5	vss	vss	vss	vss	vss	vss

- 1.5 or 0.77Tbps per Module @24Gbps
- 110um bump pitch
- 16Tx+16 Rx
- 1 / 2 / 4 Modules
- Shareable PLL


Column 0	Column 1	Column 2	Column 3	Column 4	Column 5	Column 6	Column 7	Column 8	Column 9	Column 10	Column 11
	bdatas0		txck0s		vccan		vccan		rxck0s		rdatas0
vcc0		vcc0		vcc0		vcc0		vcc0		vcc0	
	vss		vss		vss		vss		vss		vss
vcc0		bdatas7		bdatas9		vcc0		rdatas8		rdatas6	
	bdatas5		txckin		bdatas11		rxdatas10		rxckip		rdatas4
vss		vss		vss				vss		vss	
	bdatas4		txckip				rdatas11		rxckin		rdatas5
vss		bdatas6		bdatas8		vss		rdatas9		rdatas7	
	vss		vss					vss		vss	
vcc0		bdatas3		bdatas13		vcc0		rdatas12		rdatas2	
	bdatas1		txckid		bdatas15		rxdatas14		rxckir		rdatas0
vcc0		vss		vss		vcc0		vss		vss	
	bdatas0		txckir		bdatas14		rxdatas15		rxckid		rdatas1
vss		bdatas2		bdatas12		vss		rdatas13		rdatas3	



Alphawave Semi Streaming Protocol and Adapter

GammaCORE - Low Latency and Flexible Streaming Protocol for Adaptations of NoC SOC Interfaces

- Supports UCle's CRC/Retry and optional parity for runtime link test.
- Supports AXI4, AXI-S, CXS, CHI, or proprietary SoC I/Fs.
 - Any number of ports (single/multi-ported configs), any number of channels per port, any channel width.
 - Optional clock domain crossing between SoC and UCle controller clocks.
- GammaCORE supports multiple datapath width options to address specific bandwidth and target clock frequency requirements.




Alphawave Semi UCle Building Blocks

Low Latency

Coherency and Interoperability


Aggregation Interface

Low Latency User Defined Interface




Decision Matrix for a Chiplet System

How to Navigate Today Chiplet Based Design




Open Ecosystem Drives Chiplets Adoption

- Leverage Alphawave Semi Connectivity IP and subsystems to accelerate Chiplet Adoption
- Alphawave Chiplets are customizable based on target applications
- Flexible engagement model for fast Time To Market (TTM)
- Delivered with full set of industry-standard collaterals
 - RTL to GDS
 - DFT and ATE testing
 - SI/PI and Thermal Models
 - FW/API Support
 - Product Lifecycle Management
- Alphawave Semi is committed to expanding the adoption of D2D connectivity and Chiplets into the Open Ecosystem




Beyond just IP: Alphawave Semi SoC Life Cycle Support


Leverage High Speed PHY Design Expertise and Silicon Proven IP Block




Complete D2D UCle Verified IP SubSystem




Expertise in Complex Physical Integration




System Level Modelling Bit Level Accurate Model SI/PI for all Channel Types



Unparalleled expertise on Advanced Package Design for High-Speed Interfaces



Leverage Alphawave Chiplet and SoC Experience



Best PPA for a low risk and fast time-to-market D2D IP intercept



Conclusions

In more advanced manufacturing nodes, chiplets provide benefits across a broader range of SoC design compositions than legacy technologies

In today's application and system-driven world, it is extremely important to have Interface IPs and a Chiplet ecosystem that accelerates innovation

UCle D2D Standard is the most important step toward an Open Ecosystem

Existing and new usage models are now possible with higher package-level integrations, delivering power-efficient and cost-effective performance

Alphawave Semi offers complete Die-to-Die IP Subsystem Solutions and Chiplet Architectures for the next generation of System-in-Packages

